Regviz

Renesas Electronics /R7FA6T2BD /GPT320 /GTICASR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTICASR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA6T2BD/GPT324/GTICASR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)ASGTRGAR 0 (0)ASGTRGAF 0 (0)ASGTRGBR 0 (0)ASGTRGBF 0 (0)ASGTRGCR 0 (0)ASGTRGCF 0 (0)ASGTRGDR 0 (0)ASGTRGDF 0 (0)ASCARBL 0 (0)ASCARBH 0 (0)ASCAFBL 0 (0)ASCAFBH 0 (0)ASCBRAL 0 (0)ASCBRAH 0 (0)ASCBFAL 0 (0)ASCBFAH 0 (0)ASELCA 0 (0)ASELCB 0 (0)ASELCC 0 (0)ASELCD 0 (0)ASELCE 0 (0)ASELCF 0 (0)ASELCG 0 (0)ASELCH 0 (0)ASOC

ASELCF=0, ASCBFAH=0, ASGTRGDR=0, ASCBRAH=0, ASELCH=0, ASCARBH=0, ASELCG=0, ASGTRGAF=0, ASGTRGDF=0, ASCAFBL=0, ASCAFBH=0, ASELCA=0, ASELCD=0, ASELCB=0, ASCARBL=0, ASOC=0, ASELCE=0, ASGTRGCR=0, ASGTRGBF=0, ASCBFAL=0, ASELCC=0, ASGTRGBR=0, ASGTRGCF=0, ASGTRGAR=0, ASCBRAL=0

Description

General PWM Timer Input Capture Source Select Register A

Fields

ASGTRGAR

GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTETRGA input

1 (1): GTCCRA input capture enabled on the rising edge of GTETRGA input
ASGTRGAF

GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTETRGA input

1 (1): GTCCRA input capture enabled on the falling edge of GTETRGA input
ASGTRGBR

GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTETRGB input

1 (1): GTCCRA input capture enabled on the rising edge of GTETRGB input
ASGTRGBF

GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTETRGB input

1 (1): GTCCRA input capture enabled on the falling edge of GTETRGB input
ASGTRGCR

GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTETRGC input

1 (1): GTCCRA input capture enabled on the rising edge of GTETRGC input
ASGTRGCF

GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTETRGC input

1 (1): GTCCRA input capture enabled on the falling edge of GTETRGC input
ASGTRGDR

GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTETRGD input

1 (1): GTCCRA input capture enabled on the rising edge of GTETRGD input
ASGTRGDF

GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTETRGD input

1 (1): GTCCRA input capture enabled on the falling edge of GTETRGD input
ASCARBL

GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0

1 (1): GTCCRA input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0
ASCARBH

GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1

1 (1): GTCCRA input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1
ASCAFBL

GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0

1 (1): GTCCRA input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0
ASCAFBH

GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1

1 (1): GTCCRA input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1
ASCBRAL

GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0

1 (1): GTCCRA input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0
ASCBRAH

GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1

1 (1): GTCCRA input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1
ASCBFAL

GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0

1 (1): GTCCRA input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0
ASCBFAH

GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1

1 (1): GTCCRA input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1
ASELCA

ELC_GPTA Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTA input

1 (1): GTCCRA input capture enabled at the ELC_GPTA input
ASELCB

ELC_GPTB Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTB input

1 (1): GTCCRA input capture enabled at the ELC_GPTB input
ASELCC

ELC_GPTC Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTC input

1 (1): GTCCRA input capture enabled at the ELC_GPTC input
ASELCD

ELC_GPTD Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTD input

1 (1): GTCCRA input capture enabled at the ELC_GPTD input
ASELCE

ELC_GPTE Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTE input

1 (1): GTCCRA input capture enabled at the ELC_GPTE input
ASELCF

ELC_GPTF Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTF input

1 (1): GTCCRA input capture enabled at the ELC_GPTF input
ASELCG

ELC_GPTG Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTG input

1 (1): GTCCRA input capture enabled at the ELC_GPTG input
ASELCH

ELC_GPTH Event Source GTCCRA Input Capture Enable

0 (0): GTCCRA input capture disabled at the ELC_GPTH input

1 (1): GTCCRA input capture enabled at the ELC_GPTH input
ASOC

Other channel Source GTCCRA Input Capture Enable

0 (0): Disables GTCCRA input capture by other channel factor

1 (1): Enables GTCCRA input capture by other channel factor

Links

()

Register License

This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all applicable laws, including copyright laws.

THIS SOFTWARE IS PROVIDED “AS IS” AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability of this software. By using this software, you agree to the additional terms and conditions found by accessing the following link: http://www.renesas.com/disclaimer

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data